Hardware Implementation of Improved Banker’s Fixed-Point Rounding Algorithm

In recent years, FPGA-based convolutional neural networks (CNNs) accelerator has received tremendous research interest, especially in fields such as autonomous driving and robotics. For the purpose of accelerating convolution computations, Winograd fast convolution algorithm is frequently employed....

Celý popis

Podrobná bibliografie

Hlavní autoři:	Peng Yun, Wang Yubing, Zhang Yingxu, Liang Lei, Zhang Jun, Zhang Jianwei, Qin Li, Wang Lijun
Médium:	Artigo
Jazyk:	Inglês
Vydáno:	IEEE 2025-01-01
Edice:	IEEE Access
Témata:	Banker’s rounding FPGA fixed-point arithmetic convolution
On-line přístup:	https://ieeexplore.ieee.org/document/10892116/
Tagy:	Přidat tag Žádné tagy, Buďte první, kdo vytvoří štítek k tomuto záznamu!