Clustered Page Table Compression for TLB Coalescing
The support for virtual memory is a key aspect of modern system on a chip (SoC). Traditional address translation schemes rely on a single translation lookaside buffer (TLB) entry to translate a virtual page to a physical page. To improve the TLB utilization, various TLB coalescing schemes merge mult...
Guardado en:
| Autores principales: | , |
|---|---|
| Formato: | Artigo |
| Lenguaje: | Inglês |
| Publicado: |
IEEE
2026-01-01
|
| Colección: | IEEE Access |
| Materias: | |
| Acceso en línea: | https://ieeexplore.ieee.org/document/11366650/ |
| Etiquetas: |
Sin Etiquetas, Sea el primero en etiquetar este registro!
|