Risky Translations: Securing TLBs against Timing Side Channels
Microarchitectural side-channel vulnerabilities in modern processors are known to be a powerful attack vector that can be utilized to bypass common security boundaries like memory isolation. As shown by recent variants of transient execution attacks related to Spectre and Meltdown, those side chann...
Gespeichert in:
| Hauptverfasser: | , , , |
|---|---|
| Format: | Artigo |
| Sprache: | Inglês |
| Veröffentlicht: |
Ruhr-Universität Bochum
2022-11-01
|
| Schriftenreihe: | Transactions on Cryptographic Hardware and Embedded Systems |
| Schlagworte: | |
| Online-Zugang: | https://tches.iacr.org/index.php/TCHES/article/view/9945 |
| Tags: |
Keine Tags, Fügen Sie das erste Tag hinzu!
|