Efficient Implementation of SPEEDY Block Cipher on Cortex-M3 and RISC-V Microcontrollers
The SPEEDY block cipher family announced at the CHES 2021 shows excellent performance on hardware architectures. Due to the nature of the hardware-friendly design of SPEEDY, the algorithm has low performance for software implementations. In particular, 6-bit S-box and bit permutation operations of S...
שמור ב:
| Principais autores: | , , , |
|---|---|
| פורמט: | Artigo |
| שפה: | Inglês |
| יצא לאור: |
MDPI AG
2022-11-01
|
| סדרה: | Mathematics |
| נושאים: | |
| גישה מקוונת: | https://www.mdpi.com/2227-7390/10/22/4236 |
| תגים: |
אין תגיות, היה/י הראשונ/ה לתייג את הרשומה!
|