Negative Design Margin Realization through Deep Path Activity Detection Combined with Dynamic Voltage Scaling in a 55 nm Near-Threshold 32-Bit Microcontroller

This paper presents an innovative approach for predicting timing errors tailored to near-/sub-threshold operations, addressing the energy-efficient requirements of digital circuits in applications, such as IoT devices and wearables. The method involves assessing deep path activity within an adjustab...

Volledige beschrijving

Bibliografische gegevens

Hoofdauteurs:	Run-Ze Yu, Zhen-Hao Li, Xi Deng, Zheng-Lin Liu
Formaat:	Artigo
Taal:	Inglês
Gepubliceerd in:	MDPI AG 2023-08-01
Reeks:	Sensors
Onderwerpen:	dynamic voltage scaling (DVS) negative design margin error detection and correction (EDaC) ultra-low voltage near-threshold operation high stability
Online toegang:	https://www.mdpi.com/1424-8220/23/17/7498
Tags:	Voeg label toe Geen labels, Wees de eerste die dit record labelt!