Field programmable gate array (FPGA) implementation of novel complex PN-code-generator- based data scrambler and descrambler
A novel technique for the generation of complex and lengthy code sequences using low- length linear feedback shift registers (LFSRs) for data scrambling and descrambling is proposed. The scheme has been implemented using VHSIC hardware description language (VHDL) approach which allows the reconfigur...
Saved in:
| Main Author: | |
|---|---|
| Format: | Artigo |
| Language: | Inglês |
| Published: |
Maejo University
2010-04-01
|
| Series: | Maejo International Journal of Science and Technology |
| Subjects: | |
| Online Access: | http://www.mijst.mju.ac.th/vol4/125-135.pdf |
| Tags: |
No Tags, Be the first to tag this record!
|