Field programmable gate array (FPGA) implementation of novel complex PN-code-generator- based data scrambler and descrambler
A novel technique for the generation of complex and lengthy code sequences using low- length linear feedback shift registers (LFSRs) for data scrambling and descrambling is proposed. The scheme has been implemented using VHSIC hardware description language (VHDL) approach which allows the reconfigur...
Guardado en:
| Autor principal: | |
|---|---|
| Formato: | Artigo |
| Lenguaje: | Inglês |
| Publicado: |
Maejo University
2010-04-01
|
| Colección: | Maejo International Journal of Science and Technology |
| Materias: | |
| Acceso en línea: | http://www.mijst.mju.ac.th/vol4/125-135.pdf |
| Etiquetas: |
Sin Etiquetas, Sea el primero en etiquetar este registro!
|