Carregant...
A practical guide for SystemVerilog assertions
SystemVerilog language consists of three very specific areas of constructs -- design, assertions and testbench. Assertions add a whole new dimension to the ASIC verification process. Assertions provide a better way to do verification proactively. Traditionally, engineers are used to writing verilog...
Guardat en:
| Autors principals: | , |
|---|---|
| Format: | Livro |
| Idioma: | Inglês |
| Publicat: |
Springer US,
2005.
|
| Edició: | 1st ed. 2005. |
| Matèries: | |
| Accés en línia: | https://minerva.ufrj.br/F/?func=direct&doc_number=000893218&local_base=UFR01 |
| Etiquetes: |
Afegir etiqueta
Sense etiquetes, Sigues el primer a etiquetar aquest registre!
|