Cargando...
A low-cost concurrent TSV test architecture with lossless test output compression scheme
As the traditional IC design migrates to three-dimensional integrated circuits (3D-ICs) design, new challenges need to be considered carefully to solve its reliability and yield issues. 3D-ICs using through-silicon-vias (TSVs) can have latent defects such as resistive open and bridge defects, which...
Gardado en:
| Publicado en: | PLoS One |
|---|---|
| Main Authors: | , , , , |
| Formato: | Artigo |
| Idioma: | Inglês |
| Publicado: |
Public Library of Science
2019
|
| Assuntos: | |
| Acceso en liña: | https://ncbi.nlm.nih.gov/pmc/articles/PMC6707603/ https://ncbi.nlm.nih.gov/pubmed/31442246 https://ncbi.nlm.nih.govhttp://dx.doi.org/10.1371/journal.pone.0221043 |
| Tags: |
Engadir etiqueta
Sen Etiquetas, Sexa o primeiro en etiquetar este rexistro!
|