An Efficient Hardware Circuit for Spike Sorting Based on Competitive Learning Networks

類似資料

• Efficient Architecture for Spike Sorting in Reconfigurable Hardware
  著者:: Hwang, Wen-Jyi, 等
  出版事項: (2013)
• A Low Cost VLSI Architecture for Spike Sorting Based on Feature Extraction with Peak Search
  著者:: Chang, Yuan-Jyun, 等
  出版事項: (2016)
• Efficient k-Winner-Take-All Competitive Learning Hardware Architecture for On-Chip Learning
  著者:: Ou, Chien-Min, 等
  出版事項: (2012)
• An Efficient VLSI Architecture for Multi-Channel Spike Sorting Using a Generalized Hebbian Algorithm
  著者:: Chen, Ying-Lun, 等
  出版事項: (2015)
• Probabilistic Spike Propagation for Efficient Hardware Implementation of Spiking Neural Networks
  著者:: Nallathambi, Abinand, 等
  出版事項: (2021)