Lanean...

SIMULATED ANNEALING ALGORITHM FOR MODERN VLSI FLOORPLANNING PROBLEM

In floorplanning, our aim is to determine the relative locations of the blocks in the chip and the objective is to minimize the floorplan area, wirelength. Generally, there are so many strategies in VLSI floorplanning like area optimization, wirelength optimization, power optimization, temperatu...

Deskribapen osoa

Gorde:
Xehetasun bibliografikoak
Egile Nagusiak: J. Jenifer, S. Anand, Y. Levingstan
Formatua: Artigo
Hizkuntza:Inglês
Argitaratua: ICT Academy of Tamil Nadu 2016-04-01
Saila:ICTACT Journal on Microelectronics
Gaiak:
Sarrera elektronikoa:http://ictactjournals.in/paper/IJME_V2_I1_paper_1_175_181.pdf
Etiketak: Etiketa erantsi
Etiketarik gabe, Izan zaitez lehena erregistro honi etiketa jartzen!