ロード中...
A Single Error Correcting Code with One-Step Group Partitioned Decoding Based on Shared Majority-Vote
Technology scaling has led to an increase in density and capacity of on-chip caches. This has enabled higher throughput by enabling more low latency memory transfers. With the reduction in size of SRAMs and development of emerging technologies, e.g., STT-MRAM, for on-chip cache memories, reliability...
保存先:
| 主要な著者: | , |
|---|---|
| フォーマット: | Artigo |
| 言語: | Inglês |
| 出版事項: |
MDPI AG
2020-04-01
|
| シリーズ: | Electronics |
| 主題: | |
| オンライン･アクセス: | https://www.mdpi.com/2079-9292/9/5/709 |
| タグ: |
タグ追加
タグなし, このレコードへの初めてのタグを付けませんか!
|