Vertical Thin Film Transistor Based on Conductivity Modulation of Graphene Electrode by Micro‐Hole Patterning

Míreanna comhchosúla

• Small Feature‐Size Transistors Based on Low‐Dimensional Materials: From Structure Design to Nanofabrication Techniques
  de réir: Xiaqing Fu, et al.
  Foilsithe / Cruthaithe: (2024-09-01)
• Highly Efficient Conductivity Modulation via Stacked Multi-Gate Graphene Ambipolar Transistors
  de réir: Changbin Nie, et al.
  Foilsithe / Cruthaithe: (2026-02-01)
• Vertical Thin Film Transistor Based on Conductivity Modulation of Graphene Electrode by Micro‐Hole Patterning
  de réir: Goeun Pyo, et al.
  Foilsithe / Cruthaithe: (2022-04-01)
• Simulation Study of Vertically Stacked Lateral Si Nanowires Transistors for 5-nm CMOS Applications
  de réir: Talib Al-Ameri, et al.
  Foilsithe / Cruthaithe: (2017-01-01)
• On the Vertically Stacked Gate-All-Around Nanosheet and Nanowire Transistor Scaling beyond the 5 nm Technology Node
  de réir: Hei Wong, et al.
  Foilsithe / Cruthaithe: (2022-05-01)