Area Optimisation for Field-Programmable Gate Arrays in SystemC Hardware Compilation
This paper discusses a pair of synthesis algorithms that optimise a SystemC design to minimise area when targeting FPGAs. Each can significantly improve the synthesis of a high-level language construct, thus allowing a designer to concentrate more on an algorithm description and less on hardware-spe...
Spremljeno u:
| Glavni autori: | , , |
|---|---|
| Format: | Artigo |
| Jezik: | Inglês |
| Izdano: |
Wiley
2008-01-01
|
| Serija: | International Journal of Reconfigurable Computing |
| Online pristup: | http://dx.doi.org/10.1155/2008/674340 |
| Oznake: |
Bez oznaka, Budi prvi tko označuje ovaj zapis!
|