Research on functional verification method processor model built by Chisel
With the increasing complexity of hardware design, verification has become the difficulty of chip design. In order to effectively shorten the overall working time of the design process, it is necessary to work out a method to quickly find design errors in the verification that takes up a lot of time...
Shranjeno v:
| Principais autores: | , , |
|---|---|
| Format: | Artigo |
| Jezik: | Chinês |
| Izdano: |
EDP Sciences
2023-10-01
|
| Serija: | Xibei Gongye Daxue Xuebao |
| Teme: | |
| Online dostop: | https://www.jnwpu.org/articles/jnwpu/full_html/2023/05/jnwpu2023415p1024/jnwpu2023415p1024.html |
| Oznake: |
Brez oznak, prvi označite!
|