Código QR

Design and Application of Memristive Balanced Ternary Univariate Logic Circuit

This paper proposes a unique memristor-based design scheme for a balanced ternary digital logic circuit. First, a design method of a single-variable logic function circuit is proposed. Then, by combining with a balanced ternary multiplexer, some common application-type combinational logic circuits a...

Descrición completa

Gardado en:
Detalles Bibliográficos
Principais autores: Xiaoyuan Wang, Xinrui Zhang, Chuantao Dong, Shimul Kanti Nath, Herbert Ho-Ching Iu
Formato: Artigo
Idioma:Inglês
Publicado: MDPI AG 2023-09-01
Series:Micromachines
Assuntos:
Acceso en liña:https://www.mdpi.com/2072-666X/14/10/1895
Tags: Engadir etiqueta
Sen Etiquetas, Sexa o primeiro en etiquetar este rexistro!