Simulation under Arbitrary Temporal Logic Constraints
Most model checkers provide a useful simulation mode, that allows users to explore the set of possible behaviours by interactively picking at each state which event to execute next. Traditionally this simulation mode cannot take into consideration additional temporal logic constraints, such as arbit...
Spremljeno u:
| Glavni autori: | , , , |
|---|---|
| Format: | Artigo |
| Jezik: | Inglês |
| Izdano: |
Open Publishing Association
2019-12-01
|
| Serija: | Electronic Proceedings in Theoretical Computer Science |
| Online pristup: | http://arxiv.org/pdf/1912.10634v1 |
| Oznake: |
Bez oznaka, Budi prvi tko označuje ovaj zapis!
|