Power Saving for Hardware Accelerated Applications With Dynamical Processor Switching
Services that require both heavy-load computation and low-latency have been increasing. To meet these requirements, an increasing number of servers are equipped with hardware accelerators such as a Graphics Processing Unit (GPU) or Field Programmable Gate Array (FPGA). These hardware accelerators ca...
Збережено в:
| Автори: | , , , , |
|---|---|
| Формат: | Artigo |
| Мова: | Inglês |
| Опубліковано: |
IEEE
2024-01-01
|
| Серія: | IEEE Access |
| Предмети: | |
| Онлайн доступ: | https://ieeexplore.ieee.org/document/10643958/ |
| Теги: |
Немає тегів, Будьте першим, хто поставить тег для цього запису!
|