VLSI design of an irregular LDPC decoder in DTMB
An irregular LDPC decoder with a code length of 7 493 bits for DTMB system was implemented based on SMIC 0.13μm CMOS process.A new method to control memories was proposed,which can reuse memories for three different code rates only by increasing 5% memory usage.The throughput of the LDPC decoder is...
Zapisane w:
| Główni autorzy: | , , , , |
|---|---|
| Format: | Artigo |
| Język: | Chinês |
| Wydane: |
Editorial Department of Journal on Communications
2007-01-01
|
| Seria: | Tongxin xuebao |
| Hasła przedmiotowe: | |
| Dostęp online: | http://www.joconline.com.cn/thesisDetails?columnId=74658526&Fpath=home&index=0 |
| Etykiety: |
Nie ma etykietki, Dołącz pierwszą etykiete!
|