Design of Low-Power Structural FIR Filter Using Data-Driven Clock Gating and Multibit Flip-Flops
Optimization for power is one of the most important design objectives in modern digital signal processing (DSP) applications. The digital finite duration impulse response (FIR) filter is considered to be one of the most essential components of DSP, and consequently a number of extensive works had be...
Enregistré dans:
| Auteurs principaux: | , , , |
|---|---|
| Format: | Artigo |
| Langue: | Inglês |
| Publié: |
Wiley
2020-01-01
|
| Collection: | Journal of Electrical and Computer Engineering |
| Accès en ligne: | http://dx.doi.org/10.1155/2020/8108591 |
| Tags: |
Pas de tags, Soyez le premier à ajouter un tag!
|