High-Level Synthesis Hardware Design for FPGA-Based Accelerators: Models, Methodologies, and Frameworks

Hardware accelerators based on field programmable gate array (FPGA) and system on chip (SoC) devices have gained attention in recent years. One of the main reasons is that these devices contain reconfigurable logic, which makes them feasible for boosting the performance of applications. High-level s...

Full beskrivning

Bibliografiska uppgifter

Huvudupphov:	Romina Soledad Molina, Veronica Gil-Costa, Maria Liz Crespo, Giovanni Ramponi
Materialtyp:	Artigo
Språk:	Inglês
Utgiven:	IEEE 2022-01-01
Serie:	IEEE Access
Ämnen:	Computing models design space exploration field programmable gate array (FPGA) system on chip (SoC) power consumption
Länkar:	https://ieeexplore.ieee.org/document/9864576/
Taggar:	Lägg till en tagg Inga taggar, Lägg till första taggen!