Compiler-Directed Parallelism Scaling Framework for Performance Constrained Energy Optimization
Evolution of semiconductor manufacturing technology leads to the rising trend of leakage current and the end of Dennard scaling. At the dark silicon era, aggressive power gating scheme with quantitative management on power-gated hardware resources is required. This paper proposes a novel approach -p...
Kaydedildi:
| Yazar: | |
|---|---|
| Materyal Türü: | Artigo |
| Dil: | Inglês |
| Baskı/Yayın Bilgisi: |
IEEE
2020-01-01
|
| Seri Bilgileri: | IEEE Access |
| Konular: | |
| Online Erişim: | https://ieeexplore.ieee.org/document/8938750/ |
| Etiketler: |
Etiket eklenmemiş, İlk siz ekleyin!
|