Codice QR

An FPGA-Based High-Performance Stateful Packet Processing Method

Compared to a stateless data plane, a stateful data plane offloads part of state information and control logic from a controller to a data plane to reduce communication overhead and improve packet processing efficiency. However, existing methods for implementing stateful data planes face challenges,...

Descrizione completa

Salvato in:
Dettagli Bibliografici
Autori principali: Rui Lu, Zhichuan Guo
Natura: Artigo
Lingua:Inglês
Pubblicazione: MDPI AG 2023-11-01
Serie:Micromachines
Soggetti:
Accesso online:https://www.mdpi.com/2072-666X/14/11/2074
Tags: Aggiungi Tag
Nessun Tag, puoi essere il primo ad aggiungerne!!