Power Optimization For Multi-Core Memory Controller Using Intelligent Clock Gating Technique

The demand for low-power digital systems is increasing daily, especially for the multi-core design on SoC. Different IP cores of the existing multi-core memory controller need to communicate to achieve specific tasks on the same die. The system clock toggles each synchronous part of the multi-core m...

Descripció completa

Dades bibliogràfiques

Autors principals:	NOAMI Ahmed, KUMAR PRADEEP Boya, SEKHAR PAIDIMARRY Chandra
Format:	Artigo
Idioma:	Inglês
Publicat:	Editura Universităţii din Oradea 2022-10-01
Col·lecció:	Journal of Electrical and Electronics Engineering
Matèries:	clock gating dynamic power ip cores multi-core system memory controller
Accés en línia:	http://electroinf.uoradea.ro/images/articles/CERCETARE/Reviste/JEEE/JEEE_V15_N2_OCT_2022/NOAMI_JEEE.pdf
Etiquetes:	Afegir etiqueta Sense etiquetes, Sigues el primer a etiquetar aquest registre!