Cache Coherence Protocol Design and Simulation Using IES (Invalid Exclusive read/write Shared) State

To improve the efficiency of a processor in recent multiprocessor systems to deal with data, cache memories are used to access data instead of main memory which reduces the latency of delay time. In such systems, when installing different caches in different processors in shared memory architecture,...

ver descrição completa

Detalhes bibliográficos

Autor principal:	Baghdad Science Journal
Formato:	Artigo
Idioma:	Inglês
Publicado em:	University of Baghdad, College of Science for Women 2017-03-01
coleção:	مجلة بغداد للعلوم
Assuntos:	Cache Coherence Problem, Snooping Protocol, Directory-Based Cache Protocols, MESI, Cache Simulator, Dev. C , Multiprocessor, Shared Memory
Acesso em linha:	http://bsj.uobaghdad.edu.iq/index.php/BSJ/article/view/2355
Tags:	Adicionar Tag Sem tags, seja o primeiro a adicionar uma tag!