A Framework for Generating S-Box Circuits with Boyer–Peralta Algorithm-Based Heuristics, and Its Applications to AES, SNOW3G, and Saturnin

In many lightweight cryptography applications, low area and latency are required for efficient implementation. The gate count in the cipher and the circuit depth must be low to minimize these two metrics. Many optimization strategies have been developed for the linear layer, led by the Boyer–Peralt...

Celý popis

Podrobná bibliografie

Hlavní autoři:	Yongjin Jeon, Seungjun Baek, Giyoon Kim, Jongsung Kim
Médium:	Artigo
Jazyk:	Inglês
Vydáno:	Ruhr-Universität Bochum 2024-12-01
Edice:	Transactions on Cryptographic Hardware and Embedded Systems
Témata:	Lightweight cryptography S-box Low-latency implementation Circuit depth Gate count AES
On-line přístup:	https://tosc.iacr.org/index.php/TCHES/article/view/11940
Tagy:	Přidat tag Žádné tagy, Buďte první, kdo vytvoří štítek k tomuto záznamu!