A PERFORMANCE ANALYSIS OF CLASSIFIED BINARY ADDER ARCHITECTURES AND THE VHDL SIMULATIONS
In this paper, the four binary adder architectures belong to a different adder class are studied and compared with each other to analyse their performances. Comparisons include the unit-gate models for area and delay. As the performance measure, the product of the area and the delay is used. By a VH...
Guardado en:
| Autores principales: | , |
|---|---|
| Formato: | Artigo |
| Lenguaje: | Inglês |
| Publicado: |
İstanbul University-Cerrahpasa
2003-12-01
|
| Colección: | Electrica |
| Materias: | |
| Acceso en línea: | https://electricajournal.org/index.php/pub/article/view/181 |
| Etiquetas: |
Sin Etiquetas, Sea el primero en etiquetar este registro!
|