Low power networks-on-chip
Low Power Networks-on-Chip Edited by: (editors) Cristina Silvano Marcello Lajolo Gianluca Palermo In recent years, both Networks-on-Chip, as an architectural solution for high-speed interconnect, and power consumption, as a key design constraint, have continued to gain interest in the design and res...
Uloženo v:
Hlavní autoři: | , , |
---|---|
Médium: | Livro |
Jazyk: | Inglês |
Vydáno: |
Springer US,
2011.
|
Témata: | |
On-line přístup: | https://minerva.ufrj.br/F/?func=direct&doc_number=000903032&local_base=UFR01 |
Tagy: |
Přidat tag
Žádné tagy, Buďte první, kdo otaguje tento záznam!
|