Gravar-mail: Coexistence of memory resistance and memory capacitance in TiO(2) solid-state devices