Lataa...

SIMULATED ANNEALING ALGORITHM FOR MODERN VLSI FLOORPLANNING PROBLEM

In floorplanning, our aim is to determine the relative locations of the blocks in the chip and the objective is to minimize the floorplan area, wirelength. Generally, there are so many strategies in VLSI floorplanning like area optimization, wirelength optimization, power optimization, temperatu...

Täydet tiedot

Tallennettuna:
Bibliografiset tiedot
Päätekijät: J. Jenifer, S. Anand, Y. Levingstan
Aineistotyyppi: Artigo
Kieli:Inglês
Julkaistu: ICT Academy of Tamil Nadu 2016-04-01
Sarja:ICTACT Journal on Microelectronics
Aiheet:
Linkit:http://ictactjournals.in/paper/IJME_V2_I1_paper_1_175_181.pdf
Tagit: Lisää tagi
Ei tageja, Lisää ensimmäinen tagi!