Llwytho...
A Single Error Correcting Code with One-Step Group Partitioned Decoding Based on Shared Majority-Vote
Technology scaling has led to an increase in density and capacity of on-chip caches. This has enabled higher throughput by enabling more low latency memory transfers. With the reduction in size of SRAMs and development of emerging technologies, e.g., STT-MRAM, for on-chip cache memories, reliability...
Wedi'i Gadw mewn:
| Prif Awduron: | , |
|---|---|
| Fformat: | Artigo |
| Iaith: | Inglês |
| Cyhoeddwyd: |
MDPI AG
2020-04-01
|
| Cyfres: | Electronics |
| Pynciau: | |
| Mynediad Ar-lein: | https://www.mdpi.com/2079-9292/9/5/709 |
| Tagiau: |
Ychwanegu Tag
Dim Tagiau, Byddwch y cyntaf i dagio'r cofnod hwn!
|