Načítá se...
A Single Error Correcting Code with One-Step Group Partitioned Decoding Based on Shared Majority-Vote
Technology scaling has led to an increase in density and capacity of on-chip caches. This has enabled higher throughput by enabling more low latency memory transfers. With the reduction in size of SRAMs and development of emerging technologies, e.g., STT-MRAM, for on-chip cache memories, reliability...
Uloženo v:
Hlavní autoři: | , |
---|---|
Médium: | Artigo |
Jazyk: | Inglês |
Vydáno: |
MDPI AG
2020-04-01
|
Edice: | Electronics |
Témata: | |
On-line přístup: | https://www.mdpi.com/2079-9292/9/5/709 |
Tagy: |
Přidat tag
Žádné tagy, Buďte první, kdo otaguje tento záznam!
|