A Novel Low-Power Synchronous Preamble Data Line Chip Design for Oscillator Control Interface

In this paper, a novel low-power synchronous preamble data line protocol chip design for serial communication is proposed. The serial communication only uses two wires, chip select (CS) and secure digital (SD), to transmit and receive data between two devices. The proposed protocol aims to use a few...

Celý popis

Uloženo v:
Podrobná bibliografie
Hlavní autoři: Shih-Lun Chen, Tsun-Kuang Chi, Min-Chun Tuan, Chiung-An Chen, Liang-Hung Wang, Wei-Yuan Chiang, Ming-Yi Lin, Patricia Angela R. Abu
Médium: Artigo
Jazyk:Inglês
Vydáno: MDPI AG 2020-09-01
Edice:Electronics
Témata:
SPI
digital signal process
communication protocols
CMOS digital integrated circuit
field-programmable gate array (FPGA)
electronic device measurement and very-large-scale integration (VLSI)
On-line přístup:https://www.mdpi.com/2079-9292/9/9/1509
Tagy: Přidat tag
Žádné tagy, Buďte první, kdo otaguje tento záznam!

Podobné jednotky