Запис е-пошти: Flexible and Area-Efficient Codesign Implementation of AES on FPGA