Zaslat záznam e-mailem: Generative AI Assertions in UVM-Based System Verilog Functional Verification