Chargement en cours...
Low power networks-on-chip
Low Power Networks-on-Chip Edited by: (editors) Cristina Silvano Marcello Lajolo Gianluca Palermo In recent years, both Networks-on-Chip, as an architectural solution for high-speed interconnect, and power consumption, as a key design constraint, have continued to gain interest in the design and res...
Enregistré dans:
| Auteurs principaux: | , , |
|---|---|
| Format: | Livro |
| Langue: | Inglês |
| Publié: |
Springer US,
2011.
|
| Sujets: | |
| Accès en ligne: | https://minerva.ufrj.br/F/?func=direct&doc_number=000903032&local_base=UFR01 |
| Tags: |
Ajouter un tag
Pas de tags, Soyez le premier à ajouter un tag!
|