Lataa...

Low power networks-on-chip

Low Power Networks-on-Chip Edited by: (editors) Cristina Silvano Marcello Lajolo Gianluca Palermo In recent years, both Networks-on-Chip, as an architectural solution for high-speed interconnect, and power consumption, as a key design constraint, have continued to gain interest in the design and res...

Täydet tiedot

Tallennettuna:
Bibliografiset tiedot
Päätekijät: Silvano, Cristina, Lajolo, Marcello, Palermo, Gianluca
Aineistotyyppi: Livro
Kieli:Inglês
Julkaistu: Springer US, 2011.
Aiheet:
Linkit:https://minerva.ufrj.br/F/?func=direct&doc_number=000903032&local_base=UFR01
Tagit: Lisää tagi
Ei tageja, Lisää ensimmäinen tagi!